LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA
, , and
JNWPU, 37 2 (2019) 299-307
Published online: 05 August 2019
DOI: 10.1051/jnwpu/20193720299
