Register transfer level hardware design information flow modeling and security verification method
JNWPU, 42 3 (2024) 506-513
Published online: 01 October 2024
DOI: 10.1051/jnwpu/20244230506