Volume 41, Number 5, Octobre 2023
|1024 - 1032
|11 December 2023
Research on functional verification method processor model built by Chisel
AVIC Xi'an Aeronautics Computing Technique Research Institute, Xi'an 710076, China
2 School of Computer Science, Northwestern Polytechnical University, Xi'an 710072, China
With the increasing complexity of hardware design, verification has become the difficulty of chip design. In order to effectively shorten the overall working time of the design process, it is necessary to work out a method to quickly find design errors in the verification that takes up a lot of time in the design. The design under test is an ARM Chisel compatible with the ARM V4 instruction set architecture (ISA) processor model. The processor model is built with a new hardware language Chisel and is a highly complex hardware design. Based on this embedded processor model, ①a random instruction generator supporting all instructions of the ARM V4 ISA architecture is designed to increase the speed of generating test stimuli; ②based on the characteristics of the new construction language Chisel, designed for the processor model under test four verification stages: primary verification at the Chisel level, rapid verification of coverage, direct test verification and verification of complex applications, to ensure that the expected coverage is achieved; ③built in the Chisel environment and Verilog environment based on the embedded processor model Test platform. The test platform can quickly and accurately find errors and locate errors while collecting coverage, which improves the verification speed. Finally, the FPGA acceleration method is used to accelerate the verification of large-scale application programs and shorten the verification cycle.
随着航空硬件设计复杂度的提高, 芯片验证技术已经成为了芯片设计的难点。为了有效缩短设计流程的总体工作时间, 有必要在占据设计大量时间的验证中, 研究出快速寻找设计错误的方法。被测设计是兼容ARM V4指令集架构(instruction set architecture, ISA)的处理器模型ARMChisel, 该处理器模型采用新型的硬件语言Chisel构建, 是一个具有高复杂性的硬件设计。基于这一嵌入式处理器模型: ①设计了支持ARM V4 ISA架构全部指令的随机指令生成器, 提高了生成测试激励的速度; ②根据新型构建语言Chisel的特点, 针对被测处理器模型设计了Chisel层面初级验证、覆盖率快速验证、直接测试验证和复杂应用程序验证策略, 确保达到预期的覆盖率; ③在Chisel环境和Verilog环境中搭建了基于嵌入式处理器模型的测试平台, 测试平台收集覆盖率同时能快速准确地发现错误并定位错误, 提高了验证速度。采用FPGA(field programmable gute array)方法加速大型应用程序的验证, 缩短了验证周期。
Key words: Chisel / processor model validation / ARM architecture / instruction generator / test stimulus
关键字 : Chisel / 处理器模型验证 / ARM架构 / 指令生成器 / 测试激励
© 2023 Journal of Northwestern Polytechnical University. All rights reserved.
This is an Open Access article distributed under the terms of the Creative Commons Attribution License (https://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.