Open Access
| Issue |
JNWPU
Volume 37, Number 2, April 2019
|
|
|---|---|---|
| Page(s) | 299 - 307 | |
| DOI | https://doi.org/10.1051/jnwpu/20193720299 | |
| Published online | 05 August 2019 | |
- CCSDS. CCSDS Space Link Protocols Over ETSI DVB-S2 Standard[S]. CCSDS 131.3-b-1, 2013 [Article] [Google Scholar]
- ETSI. Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications(DVB-S2)[S]. EN 302307 V1.2.1, 2009 [Google Scholar]
- Kim T H, Park T D, Park G Y, et al. High Throughput LDPC Decoder Architecture for DVB-S2[C]//Proceedings of Fifth International Conference Ubiquitous and Future Networks, Da Nang, 2013: 430–434 [Google Scholar]
- Kim S W, Park C S, Hwang S Y. Design of a High-Throughput LDPC Decoder for DVB-S2 Using Local Memory Banks[J]. IEEE Trans on Consumer Electronics, 2009, 55(3) 1045–1050 [Article] [CrossRef] [Google Scholar]
- Kim S W, Park C S, Hwang S Y. A Novel Partially Parallel Architecture for High-throughput LDPC Decoder for DVB-S2, IEEE Trans on Consumer Electronics, 2010, 56(2): 820–825 [Article] [CrossRef] [Google Scholar]
- An Ning. Design and FPGA Implementation of Full-Rate High-Speed LDPC Decoder Compatible with DVB-S2X Standard[D], Xi'an, Xidian University, 2016 (in Chinese) [Google Scholar]
- Marchand C, Boutillon E. LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards[C]//Proceedings of IEEE Workshop on Signal Processing Systems, 2015: 14–16 [Google Scholar]
- Su J, Lu Z. Reduced Complexity Implementation of Quasi-Cyclic LDPC Decoders by Parity-Check Matrix Reordering[C]//Proceedings of IEEE 10th International Conference, ASIC (ASICON), Shenzhen, 2013: 1–4 [Google Scholar]
- Marchand C, Conde-Canencia L, Boutillon E. High-Speed Conflict-Free Layered LDPC Decoder for the DVB-S2, -T2 and-C2 Standards[C]//Proceedings of IEEE Workshop on Signal Processing Systems, 2013: 118–123 [Google Scholar]
- Lan Yazhu, Yang Haigang, Lin Yu. Design of Dynamic Adaptive LDPC Decoder Based on FPGA Journal of Electronics & Information Technology, 2015, 37(8): 1937–1943 (in Chinese) [Article] [Google Scholar]
- Xie T J, Li B, Yang M, et al. Memory Compact High-Speed QC-LDPC Decoder[C]//IEEE International Conference on Signal Processing, Communications and Computing, 2017: 22–25 [Google Scholar]
- Hailes P, Xu L, Robert G M, et al. A Survey of FPGA-Based LDPC Decoders, IEEE Communications Surveys & Tutorials, 2016, 18(2): 1098–1122 [Article] [CrossRef] [Google Scholar]
- Tsatsaragkos I, Paliouras V. A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications, IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2018, 26(1): 182–195 [Article] [CrossRef] [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.