Open Access
Issue
JNWPU
Volume 40, Number 1, February 2022
Page(s) 76 - 83
DOI https://doi.org/10.1051/jnwpu/20224010076
Published online 02 May 2022
  1. Mao B, Hu W, Althoff A, et al. Quantitative analysis of timing channel security in cryptographic hardware design[J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 2017, 37(9): 1719–1732 [Google Scholar]
  2. Zhang F, Lou X, Zhao X, et al. Persistent fault analysis on block ciphers[J]. IACR Trans on Cryptographic Hardware and Embedded Systems, 2018, 20(3): 150–172 [CrossRef] [Google Scholar]
  3. Skorobogatov S, Woods C. Breakthrough silicon scanning discovers backdoor in military chip[C]//Proceedings of the 14th International Conference on Cryptographic Hardware and Embedded Systems, 2012 [Google Scholar]
  4. Gao Y, Liu L, Du H, et al. Software and hardware co-verification technology based on virtual prototyping of RF SOC[C]//2018 IEEE International Conference on Computer and Communication Engineering Technology, 2018 [Google Scholar]
  5. Tai Y, Hu W, Zhang L, et al. A multi-flow information flow tracking approach for proving quantitative hardware security properties[J]. Tsinghua Science and Technology, 2020, 26(1): 62–71 [Google Scholar]
  6. Tiwari M, Wassel H M, Mazloom B, et al. Complete information flow tracking from the gates up[C]//Proceedings of the 14th International Conference on Architectural Support for programming Languages and Operating Systems, 2009 [Google Scholar]
  7. Ferraiuolo A, Xu R, Zhang D, et al. Verification of a practical hardware security architecture through static information flow analysis[C]//Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems, 2017 [Google Scholar]
  8. Jin Y, Guo X, Dutta R G, et al. Data secrecy protection through information flow tracking in proof-carrying hardware IP-part Ⅰ: framework fundamentals[J]. IEEE Trans on Information Forensics and Security, 2017, 12(10): 2416–2429 [Article] [CrossRef] [Google Scholar]
  9. Bidmeshki M M, Guo X, Dutta R G, et al. Data secrecy protection through information flow tracking in proof-carrying hardware IP-part Ⅱ: framework automation[J]. IEEE Trans on Information Forensics and Security, 2017, 12(10): 2430–2443 [Article] [CrossRef] [Google Scholar]
  10. Ardeshiricham A, Hu W, Marxen J, et al. Register transfer level information flow tracking for provably secure hardware design[C]//Design, Automation & Test in Europe Conference & Exhibition, 2017: 1691–1696 [Google Scholar]
  11. Aoki Laboratory. Cryptographic hardware project: IP cores[EB/OL]. (2008-04-01)[2021-03-01]. http://www.aoki.ecei.tohoku.ac.jp/crypto/web/cores.html [Google Scholar]
  12. Mao Baolei, Hu Wei, Mu Dejun, et al. Information entropy-based quantification of information leakage in RSA hardware time-hidden channels[J]. Journal of Computer Science, 2018, 41(2): 426–438[Article] (in Chinese) [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.