EDP Sciences logo
Submit your paper
Search
Menu
All issues Volume 40 / No 2 (April 2022) JNWPU, 40 2 (2022) 369-376 References
Open Access
Issue
JNWPU
Volume 40, Number 2, April 2022
Page(s) 369 - 376
DOI https://doi.org/10.1051/jnwpu/20224020369
Published online 03 June 2022
  1. WU J, MA Y, ZHANG J, et al. Research on metastability based on FPGA[C]//Proceedings of 2009 9th International Conference on Electronic Measurement & Instruments, 2009 [Google Scholar]
  2. STEININGER S, SCHWENDINGER M. A systematic approach to clock failure detection[C]//Proceedings of 2019 Austrochip Workshop on Microelectronics, 2019 [Google Scholar]
  3. GINOSAR R. Metastability and synchronizers: a tutorial[J]. IEEE Design & Test of Computers, 2011, 28(5): 23–35 [CrossRef] [Google Scholar]
  4. OMAR R, JASON H A. High-level synthesis of FPGA circuits with multiple clock domains[C]//Proceedings of 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines, 2018 [Google Scholar]
  5. DATTA G, CONG H L, KUNDU S, et al. qCDC: metastability-resilient synchronization FIFO for SFQ logic[C]//Proceedings of 2019 IEEE International Superconductive Electronics Conference, 2019 [Google Scholar]
  6. FAA. Simple and complex electronic hardware approval guidance[S]. Order8110.105A [Google Scholar]
  7. RTCA. Designed assurance guidance for airborne electronic hardwar[S]. DO-254-2000 [Google Scholar]
  8. DORIS Chen, DESHANAND Singh, JEFFREY Chromczak, et al. A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs[C]//Proceedings of Symposium on Field Programmable Gate Arrays, Monterey, 2010 [Google Scholar]
  9. XIAO Anhong, ZENG Hui, QIN Youyong, et al. Cross-clock domain verification practice of naspic communication module based on FPGA[J]. Journal of Shanghai Jiao Tong University, 2019, 53(suppl 1): 84–87, 103 [Article] (in Chinese) [NASA ADS] [Google Scholar]
  10. ZHANG Qichen. Application of static formal method in CDC and reset verification[J]. China Integrated Circuit, 2019, 28(4): 38–43 [Article] (in Chinese) [Google Scholar]
  11. LUO Li, HE Hongjun, XU Weixia, et al. Design and verification of clock domain crossing for SOC[J]. Computer Science, 2011, 38(9): 279–281 [Article] (in Chinese) [Google Scholar]
  12. LIANG Jun, TANG Lu, ZHANG Ming. A random delay injection based clock domain crossing verification method[J]. Micro-Electronics & Computer, 2014, 31(2): 1–4 [Article] (in Chinese) [Google Scholar]
  13. LI Y B, NELSON B, WIRTHLIN M. Synchronization techniques for crossing multiple clock domains in FPGA-Based TMR circuits[J]. IEEE Trans on Nuclear Science, 2010, 57(6): 3506–3514 [Article] [NASA ADS] [Google Scholar]
  14. RTCA. Software tool qualification considerations[S]. DO-330-2011 [Google Scholar]
  15. JENNIFER S. Understanding metastability in FPGAs[EB/OL]. (2018-12-20)[2021-3-25]. [Article]. [Google Scholar]
  16. BEER S, GINOSAR R, PRIEL M, et al. The devolution of synchronizers[C]//2010 IEEE Symposium on Asynchronous Circuits and Systems, 2010 [Google Scholar]
  17. CUMMINGS C E. Simulation and synthesis techniques for asynchronous FIFO design[EB/OL]. (2002-06-16)[2021-02-18]. [Article] [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.