Open Access
Volume 40, Number 6, December 2022
Page(s) 1305 - 1311
Published online 10 February 2023
  1. BHARAT L Bhuva, HOLMAN W Timothy, MICHAEL L Alles, et al. Technology scaling and soft error reliability[C]//Proceedings of the International Reliability Physics Symposium, Anaheim, 2012 [Google Scholar]
  2. BRADY John, FRANCIS A Matthew, HOLMES Jim, et al. An asynchronous cell library for operation in wide temperature & ionizing-radiation environments[C]//Aerospace Conference, 2015 [Google Scholar]
  3. LI Haisong, YANG Bo, JIANG Tiehu, et al. Analysis of SEU radiation-hardened method about DICE-DFF and TMR-DFF based on 65 nm bulk CMOS technology[J]. Journal of UEST of China, 2022, 51(3): 458–463 [Article] (in Chinese) [Google Scholar]
  4. ZHANG Jian, LAI Xiaoling, ZHOU Guochang, et al. The research of embedded SRAM SEU preventing based on 130 nm CMOS process[J]. Space Electronic Technology, 2020, 17(5): 63–70 [Article] (in Chinese) [Google Scholar]
  5. KEITA Sakamoto, SHUNSUKE Baba, DAISUKE Kobayashi, et al. Investigation of buried-well potential perturbation effects on SEU in SOI DICE-based flip-flop under proton irradiation[J]. IEEE Trans on Nuclear Science, 2021, 68(6): 1222–1227 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  6. JAGANNATHAN S, LOVELESS T D, BHUVA B L, et al. Single-event tolerant flip-flop design in 40 nm bulk CMOS technology[J]. IEEE Trans on Nuclear Science, 2011, 58(6): 3033–3037 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  7. FUMA Mori, MITSUNORI, YUTO Tsukita, et al. Intrinsic vulnerability to soft errors and a mitigation technique by layout optimization on DICE flip flops in a 65 nm bulk pross[J]. IEEE Trans on Nuclear Science, 2021, 68(8): 1727–1735 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  8. CAI Chang, LIU Tianqi, ZHAO Peixiong, et al. Multiple layout-hardening comparation of SEU mitigated filp-flops in 22 nm UTBB FD-SOI technology[J]. IEEE Trans on Nuclear Science, 2020, 67(1): 374–381 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  9. RIAZ Naseer, JEFF Draper. A scalable solution for soft error tolerant circuit design[C]//IEEE International Symposium on Circuits and Systems, 2006 [Google Scholar]
  10. AKIFUMI Maru, HIROYUKI Shindou, TSUKASA Ebihara, et al. DICE-based flip-flop with SET pulse discriminator on a 90 nm bulk CMOS process[J]. IEEE Trans on nuclear science, 2010, 57(6): 3602–3608 [NASA ADS] [Google Scholar]
  11. BAZE M, HUGHLOCK B, WERT J, et al. Angular dependence of single event sensitivity in hardened flip/flop designs[J]. IEEE Trans on Nuclear Science, 2008, 55(6): 3295–3301 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  12. REED R, WELLER R, MENDENHALL M, et al. Impact of ion energy and species on single event effects analysis[J]. IEEE Trans on Nuclear Science, 2007, 54(6): 2312–2321 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  13. LEE Hsiao-Heng Kelin, LILJA Klas, BOUNASSER Mounaim, et al. Design framework for soft-error-resilient sequential cells[J]. IEEE Trans on Nuclear Science, 2011, 58(6): 3026–3032 [Article] [CrossRef] [Google Scholar]
  14. BLACK J D, STERNBERG A L, ALLESET AL M L, et al. HBD layout isolation techniques for multiple node charge collection mitigation[J]. IEEE Trans on Nuclear Science, 2005, 52(6): 2536–2541 [Article] [NASA ADS] [CrossRef] [Google Scholar]
  15. LI Sai, CHEN Rui, HAN Jianwei, et al. Sensibility of single event upset of hardened D flip-flop chain in 65 nm bulk silicon CMOS irradiated by pulsed laser[J]. Spacecraft Environment Engineering, 2020, 38(1): 55–62 [Article] (in Chinese) [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.