EDP Sciences logo
Submit your paper
Search
Menu
All issues Volume 43 / No 4 (August 2025) JNWPU, 43 4 (2025) 813-820 References
Open Access
Issue
JNWPU
Volume 43, Number 4, August 2025
Page(s) 813 - 820
DOI https://doi.org/10.1051/jnwpu/20254340813
Published online 08 October 2025
  1. FENG Yan, CHEN Lan. Hardware trojan detection based on path feature and support vector machine[J]. Journal of Electronics & Information Technology, 2023, 45(6): 1921–1932 (in Chinese) [Google Scholar]
  2. TAMZIDUL H, JONATHAN C, PRABUDDHA C, et al. Hardware IP trust validation: learn (the untrustworthy), and verify[C]//IEEE International Test Conference, New York, 2018: 1–10 [Google Scholar]
  3. CHEN Xingren, XIONG Yan, HUANG Wenchao, et al. A multi-view hardware Trojan detection method based on static analysis[J]. Netinfo Security, 2023, 23(10): 48–57 (in Chinese) [Google Scholar]
  4. CHONG S, GUTTMAN J, DATTA A, et al. Report on the NSF workshop on formal methodsforsecurity[EB/OL]. (2016-08-03)[2024-07-25]. [Article] [Google Scholar]
  5. MOEBIUS N, STENZEL K, REIF W. Formal verification of application-specific security properties in a model-driven approach[C]//International Symposium on Engineering Secure Software and Systems, Berlin, 2010: 166–181 [Google Scholar]
  6. HU W, ARDESHIRICHAM A, KASTNER R. Hardware information flow tracking[J]. ACM Computing Surveys, 2021, 54(4): 1–39 [Google Scholar]
  7. ARDESHIRICHAM A, HU W, MARXEN J, et al. Register transfer level information flow tracking for provably secure hardware design[C]//Design, Automation & Test in Europe Conference & Exhibition, 2017: 1691–1696 [Google Scholar]
  8. GUO X, DUTTA R G, JIN Y, et al. Pre-silicon security verification and validation: a formal perspective[C]//2015 52nd ACM/EDAC/IEEE Design Automation Conference, San Francisco, 2015: 1–6 [Google Scholar]
  9. GUO X, DUTTA R G, JIN Y. Hierarchy-preserving formal verification methods for pre-silicon security assurance[C]//2015 16th International Workshop on Microprocessor and SoC Test and Verification, Austin, 2015: 48–53 [Google Scholar]
  10. FARZANA N, RAHMAN F, TEHRANIPOOR M, et al. SoC security verification using property checking[C]//2019 IEEE International Test Conference, Washington, 2019: 1–10 [Google Scholar]
  11. VASUDEVAN S, SHERIDAN D, PATEL S, et al. Goldmine: automatic assertion generation using data mining and static analysis[C]//2010 Design, Automation & Test in Europe Conference & Exhibition, 2010: 626–629 [Google Scholar]
  12. DANESE A, RIVA N D, PRAVADELLI G. A-team: automatic template-based assertion miner[C]//Proceedings of the 54th Annual Design Automation Conference, 2017: 1–6 [Google Scholar]
  13. GHASEMPOURI T, PRAVADELLI G. On the estimation of assertion interestingness[C]//2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015: 325–330 [Google Scholar]
  14. MALBURG J, FLENKER T, FEY G. Property mining using dynamic dependency graphs[C]//2017 22nd Asia and South Pacific Design Automation Conference, 2017: 244–250 [Google Scholar]
  15. GARCIA F, OSWALD D, KASPER T, et al. Lock it and still lose it: on the(in)security of automotive remote keyless entry systems[C]//Proceedings of the 25th USENIX Security Symposium, 2016: 929–944 [Google Scholar]
  16. KOZYRI E, CHONG S, MYERS A C. Expressing information flow properties[J]. Foundations and Trends in Privacy and Security, 2022, 3(1): 1–102. [Article] [Google Scholar]
  17. SMITH C, FERNS G, ALBARGHOUTHI A. Discovering relational specifications[C]//Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering, 2017: 616–626 [Google Scholar]
  18. BAUER A, LEUCKER M, SCHALLHART C. Monitoring of real-time properties[C]//Proceedings of the 26th International Conference on Foundations of Software Technology and Theoretical Computer Science, 2006 [Google Scholar]
  19. HANGAL S, NARAYANAN S, CHANDRA N, et al. IODINE: a tool to automatically infer dynamic invariants for hardware designs[C]//2005 42nd ACM/IEEE Design Automation Conference, Anaheim, 2005: 775–778 [Google Scholar]
  20. ZHANG R, STANLEY N, GRIGGS C, et al. Identifying security critical properties for the dynamic verification of a processor[J]. ACM SIGARCH Computer Architecture News, 2017, 45(1): 541–554. [Article] [Google Scholar]
  21. DEUTSCHBEIN C, MEZA A, RESTUCCIA F, et al. Toward hardware security property generation at scale[J]. IEEE Security & Privacy, 2022, 20(3): 43–51 [Google Scholar]
  22. HUANG Zhao, WANG Quan, YANG Pengfei. Hardware Trojan: research progress and new trends on key problems[J]. Chinese Journal of Computers, 2019, 42(5): 993–1017 (in Chinese) [Google Scholar]
  23. SHI Jiangyi, WEN Cong, LIU Hongjin, et al. Hardware Trojan detection for gate-level netlists based on graph neural network[J]. Journal of Electronics & Information Technology, 2023, 45(9): 3253–3262 (in Chinese) [Google Scholar]
  24. SRI D B, RAJAKUMAR K, MADHUSOODHANAN P, et al. A holistic approach to CPU verification using formal techniques[C]//2022 IEEE Women in Technology Conference, 2022: 1–5 [Google Scholar]
  25. SHAH D, HUNG E, WOLF C, et al. Yosys+nextpnr: an open source framework from verilog to bitstream for commercial fpgas[C]//2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines, 2019: 1–4 [Google Scholar]
  26. CHEN Chunlei, WANG Xingxin, TAN Jing, et al. Hardware information flow security verification and vulnerability detection using Yosys[J]. Application Research of Computers, 2021, 38(6): 1865–1869 (in Chinese) [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.