Open Access
 Issue JNWPU Volume 41, Number 5, Octobre 2023 842 - 849 https://doi.org/10.1051/jnwpu/20234150842 11 December 2023

This is an Open Access article distributed under the terms of the Creative Commons Attribution License ( https://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

## 1 DSOGI-PLL

 图1二阶广义积分器(SOGI)

 图2DSOGI-PLL结构图

## 2 新型级联CDSOGI-PLL

DSOGI-PLL中的单级SOGI模块可以衰减电网电压中出现的高次谐波。当输入信号为n次谐波时, 即ω=nω0, 根据(2)~(6)式可以得出同相输出端的输出信号幅值如(7)式所示

### 2.2 谐波消除模块

 图3m级SOGI模块级联结构

### 2.3 改进型的锁相环结构

(16)~(17)式都仅含有基波的α, β轴正负序分量, 通过简单的数学操作可以将基波的正序分量提取出来。

 图4CDSOGI-PLL结构

## 3 系统特性分析

### 3.1 系统稳态特性

 图52级SOGI模块级联结构图

### 3.2 系统动态特性

 图6(22) 和(23)式暂态分量的波形

## 4 仿真及实验

### 4.1 仿真分析

 图7各种锁相环的频率估计和相位误差仿真波形

### 4.2 实验验证

 图8各种锁相环的频率估计和相位误差实验波形

## References

1. PEI Xiping, HAOXiaohong, CHENWei, et al. SPLL technique in grid voltage asymmetry fault[J]. Electric Power Automation Equipment, 2012, 32(9): 80–84 [Article] (in Chinese) [Google Scholar]
2. ZHANGZhixia, PIAOZailin, GUODan, et al. A kind of phase-locked loop for power system[J]. Transactions of China Electrotechnical Society, 2012, 27(2): 250–254 [Article] (in Chinese) [NASA ADS] [Google Scholar]
3. LIUYajing, FANYu. Modeling and analysis of all-digital full-hardware quadrature phase-locked loop[J]. Transaction of China Electrotechnical Society, 2015, 30(15): 148–155 [Article] (in Chinese) [NASA ADS] [Google Scholar]
4. SHIMengsi, QIANLiping, YUEYuntao, et al. Phase-locked loop designing of three phase inverter power[J]. Transactions of China Electrotechincal Society, 2015, 30(suppl 1): 93–97 [Article] (in Chinese) [Google Scholar]
5. PEREZ M A, ESPINOZA J R, TORRES M A, et al. A robust PLL algorithm to synchronize static power converters with polluted AC systems[C]//IECON 2006-32nd Annual Conference on IEEE Industrial Electronics, 2007 [Google Scholar]
6. LIP, LINX, HAZUCHAP, et al. A delay-locked loop synchronization scheme for high-frequency multiphase hysteretic DC-DC converters[J]. IEEE Journal of Solid-State Circuits, 2009, 44(11): 3131–3145 [Article] [CrossRef] [Google Scholar]
7. KARIMI-GHARTEMANI M, IRAVANIM R. A method for synchronization of power electronic converters in polluted and variable-frequency environments[J]. IEEE Trans on Power Systems, 2004, 19(3): 1263–1270 [Article] [NASA ADS] [CrossRef] [Google Scholar]
8. PEREIRA H A, CUPERTINO A F, RIBEIRO C A D S, et al. Influence of PLL in wind parks harmonic emissions[C]//IEEE PES Conference on Innovative Smart Grid Technologies, Sao Paulo, Brazil, 2013 [Google Scholar]
9. LUO Wei, JIANG Jianguo, ZHOU Zhongzheng. Grid connected phase-locked loop technology based on frequency adaptive improved comb filter[J]. Automation of Electric Power Systems, 2017(20): 97–104 [Article] (in Chinese) [Google Scholar]
10. LUO W, WEI D. A Frequency-adaptive improved moving-average-filter-based quasi-type-1 PLL for adverse grid conditions[J]. IEEE Access, 2020(99): 54145–54153 [CrossRef] [Google Scholar]
11. GOLESTAN S, GUERRERO J M, ABUSORRAH A M. MAF-PLL with phase-lead compensator[J]. IEEE Trans on Industrial Electronics, 2015, 62(6): 3691–3695 [Google Scholar]
12. DUXiong, GUOHongda, SUNPengju, et al. A positive and negative sequence component separation method for grid voltage based on the phase locked loop with an adaptive notch filter[J]. Proceedings of the CSEE, 2013, 33(27): 28–35 [Article] [NASA ADS] [Google Scholar]
13. XUHailiang, ZHANGWei, HUJiabing, et al. Synchronizing signal detection of fundamental voltage under unbalanced and/or distorted grid voltage conditions[J]. Automation of Electric Power Systems, 2012, 36(5): 90–95 [Article] (in Chinese) [NASA ADS] [Google Scholar]
14. RODRIGUEZ P, TEODORESCU R, CANDELA I, et al. New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions[C]//Power Electronics Specialists Conference, 2006 [Google Scholar]
15. RODRÍGUEZ P, LUNA A, MUÑOZ-AGUILAR R S, et al. A stationary reference frame grid synchronization system for three-phase grid-connected power converters under adverse grid conditions[J]. IEEE Trans on Power Electronics, 2011, 27(1): 99–112 [Google Scholar]
16. PRAKASH S, SINGH J K, BEHERA R K, et al. A Type-3 modified SOGI-PLL with grid disturbance rejection capability for single-phase grid-tied converters[J]. IEEE Trans on Industry Applications, 2021, 57(4): 4242–4252 [CrossRef] [Google Scholar]
17. RODRIGUEZ P, LUNA A, CANDELA I, et al. Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions[J]. IEEE Trans on Industrial Electronics, 2010, 58(1): 127–138 [Google Scholar]
18. KARIMI-GHARTEMANI M, IRAVANI M R. A method for synchronization of power electronic converters in polluted and variable-frequency environments[J]. IEEE Trans on Power Systems, 2004, 19(3): 1263–1270 [NASA ADS] [CrossRef] [Google Scholar]
19. TUJuan, TANGNingping. Detection of grid voltage synchronization signal based on improved DSOGI-PLL[J]. Proceedings of the CSEE, 2016, 36(9): 2350–2356 [Article] (in Chinese) [Google Scholar]
20. MATAS J, CASTILLA M, MIRET J, et al. An adaptive prefiltering method to improve the speed/accuracy tradeoff of voltage sequence detection methods under adverse grid conditions[J]. IEEE Trans on Industrial Electronics, 2013, 61(5): 2139–2151 [Google Scholar]

## All Figures

 图1二阶广义积分器(SOGI) In the text
 图2DSOGI-PLL结构图 In the text
 图3m级SOGI模块级联结构 In the text
 图4CDSOGI-PLL结构 In the text
 图52级SOGI模块级联结构图 In the text
 图6(22) 和(23)式暂态分量的波形 In the text
 图7各种锁相环的频率估计和相位误差仿真波形 In the text
 图8各种锁相环的频率估计和相位误差实验波形 In the text

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.