Open Access
Issue
JNWPU
Volume 37, Number 3, June 2019
Page(s) 515 - 522
DOI https://doi.org/10.1051/jnwpu/20193730515
Published online 20 September 2019
  1. GallagerR G. Low-Density Parity-Check Codes[J]. IRE Trans on Information Theory, 1962, 8(1): 21-28 [Article] [CrossRef] [Google Scholar]
  2. LiZ, ChenL, ZengL, et al. Efficient Encoding of Quasi-Cyclic Low-Density Parity Check Codes[J]. IEEE Trans on Communications, 2006, 54(1): 71-81 [Article] [CrossRef] [Google Scholar]
  3. WangZ F, CuiZ. Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes[J]. IEEE Trans on Very Large Scale Integration Systems, 2007, 15(1): 104-114 [Article] [CrossRef] [Google Scholar]
  4. DaiY M, YanZ Y, ChenN. Optimal Overlapped Information Passing Decoding of Quasi-Cyclic LDPC Codes[J]. IEEE Trans on Very Large Scale Integration Systems, 2008, 16(5): 565-578 [Article] [CrossRef] [Google Scholar]
  5. ChenX, KangJ, LinS, et al. Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders[J]. IEEE Trans on Circuits and Systems I:Regular Papers, 2011, 58(1): 98-111 [Article] [CrossRef] [Google Scholar]
  6. ChristopherG B, FrankR K. On the VLSI Energy Complexity of LDPC Decoder Circuits[J]. IEEE Trans on Information Theory, 2017, 63(5): 2781-2795 [Article] [Google Scholar]
  7. Demangel F, Fau N, Drabik N, et al. A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications[C]//Proceedings of Design, Automation & Test in Europe Conference & Exhibition, Nice, France, 2009: 1242-1245 [Google Scholar]
  8. Truong N L, Khoa L, Ghaffari F, et al. FPGA Design of High Throughput LDPC Decoder Based on Imprecise Offset Min-Sum Decoding[C]//Proceedings of IEEE 13th International New Circuits and Systems Conference, Grenoble, France, 2015: 7-10 [Google Scholar]
  9. Nimara S, Boncalo O, Amaricai A, et al. FPGA Architecture of Multi-Codeword LDPC Decoder with Efficient BRAM Utilization[C]//Proceedings of IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, Kosice, Slovakia, 2016: 20-23 [Google Scholar]
  10. Xie T J, Yuan R J, Zhang J H. A Shared Hard Decisions Storing in Partially Parallel FPGA-Based QC-LDPC Decoder[C]//Proceedings of IEEE International Conference on Communication Problem-Solving, Guilin, China, 2015: 594-596 [Google Scholar]
  11. Xie T J, Li B, Yang M, et al. Memory Compact High-Speed QC-LDPC Decoder[C]//IEEE International Conference on Signal Processing, Communications and Computing, Xiamen, China, 2017: 22-25 [Google Scholar]
  12. MackayD J C, NealR M. Near Shannon Limit Performance of Low Density Parity Check Codes[J]. Electronics Letters, 1997, 33(6): 457-458 [Article] [CrossRef] [Google Scholar]
  13. ChenJ H, DholakiaA, EleftheriouE, et al. Reduced-Complexity Decoding of Ldpc Codes[J]. IEEE Trans on Communications, 2005, 53(8): 1288-1299 [Article] [CrossRef] [Google Scholar]
  14. CCSDS. Low Density Parity Check Codes for Use in Near-Earth and Deep Space Applications[S]. CCSDS 131.1-O-2, 2007 [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.